Friday, November 15, 2013

at 11:07 PM Posted by ELECTRIC MACHINES 0 comments

Access Keys:
Skip to content (Access Key - 0)

LineCalc Components


Components and Parameters

Components and Associated Parameters lists the LineCalc-supported components and any associated parameters that can be modified or calculated. Components are grouped by substrates and details regarding their electrical and physical values, references, and other computed results are given.
Components and Associated Parameters
Component Electrical Parameters Physical Parameters Substrate Parameters Calculated Values
COAX Z0 E_Eff Di Do L Er TanD Rho Sigma A_DB
RWG Z0 E_Eff A B L Er Rho TanD Mur TanM Sigma K_Eff A_DB
Components using the CPWSUB substrate (CPWSUB = * )
CPW Z0 E_Eff W G L Er Mur H Hu T Cond TanD Rough K_Eff A_DB SkinDepth
CPWCPL2 ZE ZO Z0 C_DB E_EffComponents using the SSUB substrate (SSUB = * ) W G S L Er Mur H Hu T Cond TanD Rough KE KO AE_DB AO_DB SkinDepth
CPWCPL4 ZE ZO Z0 C_DB E_Eff W = Wi G S = Si L Er Mur H Hu T Cond TanD Rough K_Eff KE KO AE_DB AO_DB SkinDepth
CPWG Z0 E_Eff W G L Er Mur H Hu T Cond TanD Rough K_Eff A_DB SkinDepth
Components using the FSUB substrate (FSUB = * )
BFINL Z0 E_Eff D L Er Cond Fa Fb Fdw K_Eff A_DB SkinDepth
IFINL Z0 E_Eff D L Er Cond Fa Fb Fdw K_Eff A_DB SkinDepth
UFINL Z0 E_Eff D L Er Cond Fa Fb Fdw K_Eff A_DB SkinDepth
Components using the MSUB substrate (MSUB = * )
MCLIN ZE ZO Z0 C_DB E_Eff W S L Er Mur H Hu T Cond TanD Rough KE KO AE_DB AO_DB SkinDepth
MLANG ZE ZO Z0 C_DB E_Eff W S L Er Mur H Hu T Cond TanD Rough KE KO AE_DB AO_DB SkinDepth
MLANG6 ZE ZO Z0 C_DB E_Eff W S L Er Mur H Hu T Cond TanD Rough KE KO AE_DB AO_DB SkinDepth
MLANG8 ZE ZO Z0 C_DB E_Eff W S L Er Mur H Hu T Cond TanD Rough KE KO AE_DB AO_DB SkinDepth
MLIN Z0 E_Eff W L Er Mur H Hu T Cond TanD Rough K_Eff A_DB SkinDepth
Components using the SSUB substrate (SSUB = * )
SBCLIN ZE ZO Z0 C_DB E_Eff W S L Er Mur B T Cond TanD AE_DB AO_DB SkinDepth
SCLIN ZE ZO Z0 C_DB E_Eff W S L Er Mur B T Cond TanD AE_DB AO_DB SkinDepth
SLIN Z0 E_Eff W L Er Mur B T Cond TanD A_DB SkinDepth
SLINO Z0 E_Eff W S L Er Mur B S T Cond TanD A_DB SkinDepth
SOCLIN ZE ZO Z0 C_DB E_Eff W WO S L Er Mur B T Cond TanD AE_DB AO_DB SkinDepth
Components using the SSSUB substrate (SSSUB = * )
SSCLIN ZE ZO Z0 C_DB E_Eff W S L Er Mur H Hu Hl T Cond TanD Rough KE KO AE_DB AO_DB SkinDepth
SSLIN Z0 E_Eff W L Er Mur H Hu Hl T Cond TanD Rough K_Eff A_DB SkinDepth

References/Shared Parameters

References/Shared Parameters lists the LineCalc-supported references/shared parameters.

References/Shared Parameters
References/Shared Parameters Parameters
Parmeter Name Default Value
CPWSUB Er H T Cond Rough TanD Hu Mur COND 10.0 25.0 0.150 4.1e7 0.0 0.0 3.9e+07 mil 1.0 Cond
FSUB Er Fdw Fa Fb Cond 2.2 62.5 mil 900.0 mil 400.0 mil 5.8e7
MSUB Er H T Cond Cond1 Cond2 Rough TanD Hu Mur Diel1 Diel2 Hole Res 9.6 10 mil 0.150 4.1e7 Cond Cond1 0.0 0.0 3.9e+34m 1.0 Diel Diel1 hole resi
SSSUB Er H T Cond Rough HU HL TanD Mur COND 10.0 25.0 0.150 4.1e7 0.0 100.0 100.0 0.0 1.0 Cond
SSUB Er B T Cond Cond1 Cond2 TanD Mur 2.5 62.5 0.150 5.8e7 Cond Con1 0.0 1.0
Note: The default MSUB Cond value has changed to be 4.1e7 (the conductivity of gold).

Parameter Definitions

Parameter Definition
A Width of rectangular waveguide
A_DB Total attenuation of the structure in dB
AE_DB Total even mode attenuation of coupled section in dB
AO_DB Total odd mode attenuation of coupled section in dB
B Ground plane spacing from top to bottom (stripline) or height of rectangular waveguide
C_DB Coupling factor in dB, i.e., C(dB) = 20log10 [(ZE-ZO)/(ZE+ZO)]
D Gap width in length units
DI Inner diameter (COAX)
DO Outer diameter (COAX)
E Electrical length of line or coupled section (angle units)
E_EFF Effective electrical length of line or coupled section (angle units)
E_MEAN Mean electrical length of coupled microstrip or coplanar waveguide section (angle units)
ER Substrate relative dielectric constant
G Gap between conductor and ground planes (CPW, CPWG)
H Substrate thickness in length units
HL Lower ground plane to substrate spacing in length units
HU Upper ground plane to substrate spacing in length units
HC Distance from top cover to top of substrate in length units
KE Even-mode effective dielectric constant: KE=[C/Vp(even mode)]2
K_EFF Effective dielectric constant: K_EFF=(C/Vp)2
KO Odd-mode effective dielectric constant: KO=[C/Vp(odd mode)]2
L Length of line or coupled section
MUR Relative permeability
Rough RMS surface roughness in length units
S Spacing between lines
SI Spacing between inner center conductors (CPWCPL4)
SIGM Dielectric conductivity value in Siemens per meter
T Metal thickness
TAND Dielectric loss tangent
TANM Magnetic loss tangent
TEMP Temperature; can not be modified by the user
W Width of line
WI Width of inner center conductors (CPWCPL4)
WO Offset of coupled lines for offset coupled stripline
Ze Impedance for even-mode
Zo Impedance for odd-mode
Z0 For coupled-line components, such as SCLIN or MCLIN, Z0=sqrt(Ze × Zo)

Changing Parameter Defaults

The default parameters that appear in the LineCalc window for editing are set in a file called lcuiinit in the directory $HPEESOF_DIR/linecalc/lib (where $HPEESOF_DIR represents the complete path for your installation). You can make a local copy of this file and change the default parameters so that less editing is required whenever you use LineCalc.
To modify the lcuiinit file:
  1. Copy the file lcuiinit to a directory of your choosing. Using any text editor, make the desired changes. Save the file.
  2. Now you need to tell the program where to look for your customized file. Make a local copy of the LineCalc configuration file linecalc.cfg found in $HPEESOF_DIR/config. Copy this file to $HOME/hpeesof/config.
  3. Using any text editor, locate the variable LCALCUI_INIT_FILE and modify the path to point to the location of your modified lcuiinit file.
    Note
    On the PC, $HOME represents the path you specified as the Home Folder during installation ( C:\users\default by default); $ HPEESOF_DIR represents the path you specified as your Program Folder during installation ( C:\AdvDesSys ).
    The component definition format is:
    ELEMENT <element_name> <element_id> <# of ports> <units> <physical> [<physical_fixed> <physical>] <subst> <tand> <sigma> <temp> <electrical> [<electrical_fixed><electrical>]<result>
    For example:
    ELEMENT COAX COAX_DEFAULT 4 UNITS PHYSICAL PHYSICAL_FIXED PHYSICAL SUBST ELECTRICAL RESULT UNITS UNITS_DEFAULT
    FREQ_VAL=10.00 FREQ=GHz LENGTH=mil RES=ohm ANGLE=deg
    PHYSICAL DI=37.00
    PHYSICAL_FIXED DO=90.00
    PHYSICAL L=650.00
    SUBST COAXSUB=COAXSUB_DEFAULT ER=2.10 TAND=0.0003 RHO=1.0
    ELECTRICAL Z0=35.00 E=90.00
    RESULT A_DB=0.01


  Please help us improve
Was this topic helpful? Yes No
 


Wednesday, June 6, 2012

at 3:04 PM Labels: Posted by ELECTRIC MACHINES 0 comments

source: Ports in Momentum

Defining a Differential Port

Differential ports should be used in situations where an electric field is likely to build up between two ports (odd modes propagate). This can occur when:

  • The two ports are close together
  • There is no ground plane in the circuit or the ground plane is relatively far away
  • One port behaves (to a degree) like a ground to the other port, and polarity between the ports is developed.
  • The ports are connected to objects that are on strip metallization layers.

The electric field that builds up between the two ports will have an effect on the circuit that should be taken into account during a simulation. To do this, use differential ports.

Differential ports have the following properties:

  • They can be applied to objects on strip layers only.
  • They are assigned in pairs, and each pair is assigned a single port number.
  • Each of the two ports is excited with the same absolute potential, but with the opposite polarity. The voltages are opposite (180 degrees out of phase). The currents are equal but opposite in direction when the ports are on two symmetrical lines, and the current direction is approximated for other configurations.
  • The two ports must be on the same reference plane.
    Note
    Port numbers for differential ports are treated in the following manner:

    On the layout, you will continue to see the port numbers (instance names) that were assigned to each port when they were added to the layout. Use the Momentum Port Editor dialog box to identify which pair of ports will be treated as a differential port.

    When Momentum simulates designs containing non-consecutive port numbers, the ports are remapped to consecutive numbers in the resulting data file. The lowest port number is remapped to 1, and remaining numbers are remapped in consecutive order. The port numbers are not changed in the design itself . A message in the Status window announces the change, and lists the mappings.

    For example, if you are simulating a design with ports numbered 1 and 3, the following status message informs you of the changes:

    Layout has non-consecutive port numbers.
    Output files will have consecutive port numbers.

    layout port -> output port
    1 -> 1
    3 -> 2

    Also, when you view results, you will see S-parameters for the differential port numbers. In the example above, the layout would show p1, p2, p3, p4. The S-parameter results will be for combinations of the original P1 and P3 only.

    To define a differential port:

  1. Choose Momentum > Port Editor .
  2. Select the port that you want to assign this type to. Note the port number.
  3. In the Port Editor dialog box, under Port Type, select Differential .
  4. Under Polarity, make sure that Normal is selected.
  5. Click Apply .
  6. Select the second port.
  7. In the Port Editor dialog box, under Port Type, select Differential .
  8. Under Polarity, select Reversed .
  9. Under Associate with port number, enter the number of the previously-selected port.
  10. Click Apply .
  11. Repeat these steps for other differential port pairs in the circuit.
  12. Click OK to dismiss the dialog box.

Monday, June 4, 2012













Layout processing started
Layout processing finished
S-parameter simulation started
...initializing
...analyzing ports
...extracting layout
...expanding thick conductors
...reducing mesh
Frequency sweep started
Simulation frequency [1] = 10 MHz
...loading Green functions
WARNING: Could not create the dataset
since no citi files could be found.
...saving project files

---------------- Momentum stopped ----------

Solution:
Start ADS2009
Run task manager (Ctrl+Alt+Del)
In processes tab, find "hpeesofemx.exe" and right click it, choose "Set Affinity"
Untick to reduce CPUs if you have multicore. Simulation should work perfectly with CPU 0 & CPU 1 selected. You can raise CPU number later to check if it still work.(My case works with 6 in 8 CPUs).
Now I am working on XP 64 bit OS with ADS2009 without this stubborn error.
Good luck

Tuesday, January 24, 2012

at 8:17 PM Labels: Posted by ELECTRIC MACHINES 0 comments













Videos found: 48
Discovering SystemVue - Wiring and Buses Discovering SystemVue - Wiring and Buses
This product tutorial demonstrates advanced connectivity features, such as multi-input buses, that are helpful for modeling complex baseband PHYs in the W1461 SystemVue Communications Architect software.
Rating: Views: 862
The Basics of Signal Processing in Advanced Design System (Agilent EEsof EDA - 9) The Basics of Signal Processing in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial demonstrates signal processing in ADS.
Rating: Views: 1678
Discovering SystemVue - Digital Filter Design Discovering SystemVue - Digital Filter Design
This product tutorial shows how to design FIR and IIR filters using the digital filter tool inside the W1461 SystemVue Communications Architect software
Rating: Views: 1629
Discovering SystemVue - Fixed-Point FIR Design Discovering SystemVue - Fixed-Point FIR Design
This product tutorial shows how to design finite-precision digital filters using the W1903 Fixed-Point Library option to the W1461 SystemVue Communications Architect software
Rating: Views: 1090
The Basics of Advanced Design System (Agilent EEsof EDA - 9) The Basics of Advanced Design System (Agilent EEsof EDA - 9)
This video provides an introduction in the use of Advanced Design System.
Rating: Views: 5263
Discovering SystemVue - Math Language Models Discovering SystemVue - Math Language Models
This product tutorial shows how to do in-line algorithmic modeling in ".m-code" format for baseband PHYs, using the math language block in the W1461 SystemVue Communications Architect software.
Rating: Views: 1028
Using SystemVue to design a FPGA-based SDR WiMAX IQ Modulator (4 of 4) Using SystemVue to design a FPGA-based SDR WiMAX IQ Modulator (4 of 4)
Demonstration of design & verification of an FPGA-based mobile WiMAX IQ Modulator for a software-defined radio. Flow shows a design example in the W1462 SystemVue FPGA Architect, from algorithm to fixed-point to VHDL to Xilinx ISE synthesized .bit file to Nallatech board to Agilent VSA/Infiniium verification. In Part 4 of 4, the FPGA is synthesized & verified using "rapid proptotyping" techniques.
Rating: Views: 1178
Genesys Flow Part 1 - WhatIF Frequency Planner Genesys Flow Part 1 - WhatIF Frequency Planner
This is the first in a multi-part series demonstrating the Genesys RF Board Flow. WhatIF is an easy to use synthesis tool that identifies mixer spurs and can identify Spur Free IF's in minutes.(Search "Genesys" to view other videos in this series)Note: Videos may not play properly inside company firewalls.
Rating: Views: 2643
Genesys Flow Part 2 - Spectrasys RF System Architecture Genesys Flow Part 2 - Spectrasys RF System Architecture
This part 2 in the Genesys RF Board Flow series. This part demonstrates how Spectrasys RF system architecture simulation tool fits into the flow and integrates with the other Genesys tools.(Search "Genesys" to view the other parts in the series)Note: Videos may not play properly inside company firewalls.
Rating: Views: 2139
Genesys S/Filter Advanced Direct Filter Synthesis Genesys S/Filter Advanced Direct Filter Synthesis
S/Filter is actually three filter synthesis tools: Filter for lumped LC Filters, M/Filter for distributed filters and S/Filter for both LC and distributed. The difference is Filter and M/Filter are limited to standard shapes such as Butterworth and Cheby, whereas S/Filter allows the designer freedom to design custom filter shapes. Designers can customize a response by placing transmission zeros where desired. This video covers just the S/Filter module.(Search "Genesys" for more videos in this series) Note: Videos may not play properly inside company firewalls.
Rating: Views: 2236
EMPro Overview EMPro Overview
EMPro is a 3D modeling environment that allows you to create 3D structures or import them from other CAD tools, then simulate with two different 3D EM simulators: Finite Element Method (FEM) and Finite Difference Time Domain (FDTD). EMPro is part of the ADS design flow. You can place fully parameterized 3D EM components from EMPro onto and ADS layout and run full 3D EM simulations directly from ADS, to analyze interactions between the 2D layout and 3D components, packages, connectors, etc.
Rating: Views: 443
Load Pull Analysis in Advanced Design System (Agilent EEsof EDA) Load Pull Analysis in Advanced Design System (Agilent EEsof EDA)
This video shows how to perform a 1-tone load pull analysis for your device by modifying a built-in example. It also shows where to get more information and details about load-pull in ADS.
Rating: Views: 5200
Building Schematic Designs in ADS (Agilent EEsof EDA - 9) Building Schematic Designs in ADS (Agilent EEsof EDA - 9)
This video tutorial demonstrates creating schematics in ADS.
Rating: Views: 3398
FPGA Design & Verification using Agilent SystemVue and LTE libraries FPGA Design & Verification using Agilent SystemVue and LTE libraries
This product demonstration discusses FPGA design & verification for an LTE baseband PHY, using the W1461 Agilent SystemVue design software and its associated W1910 and W1912 Baseband Libraries for the 3GPP LTE standard.
Rating: Views: 2587
AC Simulation in Advanced Design System (Agilent EEsof EDA - 9) AC Simulation in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial describes how to set up and run AC simulations in ADS.
Rating: Views: 4515
Data Display In Advanced Design System - Part 1 (Agilent EEsof EDA - 9) Data Display In Advanced Design System - Part 1 (Agilent EEsof EDA - 9)
This video tutorial, part 1 of 2 video tutorials, describes using the Data Display facility in ADS.
Rating: Views: 2410
Data Display In Advanced Design System - Part 2 (Agilent EEsof EDA - 9) Data Display In Advanced Design System - Part 2 (Agilent EEsof EDA - 9)
This video tutorial, Part 2 of 2 video tutorials, describes Data Display in ADS.
Rating: Views: 1942
Circuit Envelope Simulation in Advanced Design System (Agilent EEsof EDA - 9) Circuit Envelope Simulation in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial describes setting up and running the Circuit Envelope simulator in ADS.
Rating: Views: 5184
DC Simulation in Advanced Design System (Agilent EEsof EDA - 9) DC Simulation in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial describes setting up and running DC simulations in ADS.
Rating: Views: 1843
Harmonic Balance Simulation in Advanced Design System (Agilent EEsof EDA - 9) Harmonic Balance Simulation in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial describes the set up and running of the harmonic balance simulator.
Rating: Views: 3216
ADS Momentum (Agilent EEsof EDA - 9) ADS Momentum (Agilent EEsof EDA - 9)
This video tutorial illustrates the use of Momentum, Agilent's 3-D planar electromagnetic simulator.
Rating: Views: 6771
S-Parameter Simulation in Advanced Design System (Agilent EEsof EDA - 9) S-Parameter Simulation in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial describes setting up and running S-parameter simulations in ADS.
Rating: Views: 4580
Tuning in Advanced Design System (Agilent EEsof EDA - 9) Tuning in Advanced Design System (Agilent EEsof EDA - 9)
This video tutorial describes using the tuning feature in ADS.
Rating: Views: 3564
Using SystemVue to design a FPGA-based SDR WiMAX IQ Modulator (1 of 4) Using SystemVue to design a FPGA-based SDR WiMAX IQ Modulator (1 of 4)
Demonstration of the design & verification of an FPGA-based mobile WiMAX IQ Modulator for a software-defined radio. Flow shows a design example in the W1462 SystemVue FPGA Architect, from algorithm to fixed-point to VHDL to Xilinx ISE synthesized .bit file to Nallatech board to Agilent VSA/Infiniium verification. In Part 1 of 4, the Fixed Point design is introduced.
Rating: Views: 1364
Genesys Getting Started Part 1 Genesys Getting Started Part 1
An introduction to the Genesys 2008 GUI and basics of the Genesys Core. See the "What's New in Genesys2009" video for changes to the Genesys parts and graphs dialog boxes.(Search "Genesys" to view other videos in this series)Note: Videos may not play properly inside company firewalls.
Rating: Views: 3696

source:http://wireless.agilent.com/vcentral/listvideos.aspx?sv=&ind=%25&tech=%25&pa=EDA&sort=1&class=%25